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Memory performance is becoming
a major bottleneck in current microproces-
sors. A great deal of research has aimed at
developing techniques for improving memo-
ry performance. Some of these techniques rely
on hardware alone, but many require pro-
grammer or compiler support. Examples of
the latter are software prefetching, blocking,
and copying. To use these techniques effec-
tively, the programmer must have some
knowledge of the program’s behavior. For
instance, prefetching is useful only if it is lim-
ited to instructions that frequently produce
cache misses. Adding a prefetch instruction
to every memory instruction could result in
significant performance degradation.
These techniques might also require quan-
tification of the different types of cache miss-
es (see sidebar, page 60). For instance,
microprocessors can avoid compulsory miss-
es through both hardware and software
prefetching.1 Blocking, or tiling, is a method
of avoiding capacity misses; copying and
padding are techniques for reducing the effect
of conflict misses.1
Many processors provide hints in their
memory instructions that the compiler can
use for optimizing memory performance.
Examples of such hints are the PowerPC’s
cache bypass facility and the hints incorpo-
rated by the IA-64 instruction set. Effective
use of these hints requires information about
the program’s locality behavior.
The process of obtaining information about
a program’s locality characteristics is data local-
ity analysis. Traditionally, this analysis takes
place either at compile time or at runtime.2,3
The former approach incurs low overhead but
is relatively inaccurate because the compiler
lacks some information. The runtime
approach usually takes the form of a memory
hierarchy simulation, which is quite accurate
but very slow.
In this article, we introduce SPLAT (Static
and Profiled Data Locality Analysis Tool). The
tool’s purpose is to provide a fast study of
memory behavior without the necessity of a
costly memory simulator. SPLAT consists of
a static locality analysis enhanced by simple
profiling data. Its overhead is low because it
performs most of the analysis at compile time,
and because the required profiling support is
just a basic-block-execution count. Many
commercial compilers support this profiling
option. Compared with simulation tech-
niques, SPLAT’s estimation technique is high-
ly accurate for numeric codes.
The tool is useful not only for compilers but
also for programmers. To tune a program, pro-
grammers should know its performance, the
Jesús Sánchez
Antonio González
Polytechnic University of
Catalonia, Barcelona
SPLAT PROVIDES PROGRAMMERS A FAST AND ACCURATE STUDY OF MEMORY
BEHAVIOR WITHOUT THE NECESSITY OF A COSTLY MEMORY SIMULATOR. THE
TOOL IS SUITABLE FOR USE AS A STEP IN AN ITERATIVE OPTIMIZATION
PROCESS IN TIME-CONSUMING NUMERIC APPLICATIONS.
0272-1732/00/$10.00  2000 IEEE
ANALYZING DATA LOCALITY IN
NUMERIC APPLICATIONS
critical parts that produce most memory penal-
ties, the sources of these penalties, and the data
structures responsible for most cache misses.
SPLAT provides this type of information.4
Overview
SPLAT performs locality analysis using sta-
tic information computed by the compiler
and dynamic data obtained through simple
profiling. Figure 1 diagrams SPLAT’s global
analysis scheme.
The locality analyzer uses static information
to identify the types of misses that will occur
during execution of the program. To identify
compulsory misses, the compiler must com-
pute the intrinsic reuse of data. For capacity
misses, it must also compute the volume of data
referenced by each loop iteration. Finally, to
identify conflict misses, the compiler computes
interferences among data references. The com-
piler reports all this information to three files:
• Reuse file. For each memory instruction
and each loop in which it is enclosed, this
file stores the type of reuse (unknown,
none, self-temporal, self-spatial, group-
temporal, or group-spatial). If the reuse
is spatial, the file also stores the stride (the
difference between the effective address
of two dynamic memory references that
result in spatial reuse). If the reuse is
group-temporal or group-spatial, the file
also contains the distance (the number
of iterations before the reuse takes place).
The compiler derives this reuse informa-
tion from the reuse vectors proposed by
Wolf and Lam.5
• Nest loop file. This file represents the pro-
gram’s loop structure. The file stores each
loop’s parent loop.
• Interference file. This file contains the ini-
tial addresses of each pair of static memo-
ry instructions (with the same nesting level
and with no other loop between them)
that have the same reference pattern, if the
addresses are known at compile time. (In
the seven SPECfp95 benchmarks stud-
ied in this article, the initial addresses and
dimension sizes are known at compile
time for about 75% of all dynamic mem-
ory instructions.) Two instructions have
the same reference pattern if 1) their cor-
responding variables have the same num-
ber of dimensions, 2) each dimension’s size
is the same in both references, and 3) the
expressions representing the indexing
functions for each dimension differ only
in a constant value.
In the programs studied in this article (a
subset of the SPECfp95 benchmark suite),
most of the loops have unknown bounds since
they depend on the data input set. Moreover,
each memory instruction’s number of execu-
tions depends not only on the number of iter-
ations of the loops enclosing it, but also on
conditional statements, which are difficult to
analyze at compile time. In SPLAT, therefore,
we use a profiler to quantify loop bounds and
instruction count.
The profiling consists of the number of exe-
cutions of each basic block, a facility provid-
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Figure 1. SPLAT’s global analysis scheme.
ed by many current compilers (for example,
the Sun f77). From this information, the pro-
filer derives the number of each memory
instruction’s executions and the average num-
ber of each loop’s iterations, which are stored
in the reference file and the iteration file. This
dynamic information and the static informa-
tion in the reuse, nest loop, and interference
files are the input to the locality analyzer.
Locality analysis
The locality analysis consists of three phases:
reuse, volume, and interference. The first phase
identifies all the reuse exhibited by the program.
This information is the basis for the rest of the
analysis. However, identifying compulsory miss-
es requires no additional analysis; compulsory
misses consist of all references without any reuse.
For instance, for an instruction with only self-
temporal reuse, the first reference is a compul-
sory miss, whereas the rest are hits.
The volume phase identifies capacity miss-
es. Finally, the interference phase computes
conflict misses.
The core of the locality analysis is the func-
tion qreuse (Figure 2), which is used by all
three phases. This function quantifies the
locality of each memory instruction for the
various types of reuse.
First, SPLAT applies qreuse to a program,
using as an input the static reuse information.
All references that cannot exploit any type of
reuse will cause a cache miss (a compulsory
miss), and thus a new block will be brought into
the cache. In this way, the analyzer computes
the number of blocks brought into the cache by
each loop, which is referred to as loop volume.
Then, whenever the program references a
volume of data greater than the cache size
between two accesses to the same block, the
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The following memory-related terms are important
in this article:
Reuse and locality
A reuse occurs whenever a memory instruction ref-
erences the same data as another instruction (either
the same static instruction or another one). However,
when a processor executes these instructions, some
factors may inhibit the exploitation of this reuse in a
given memory hierarchy level (for instance, the cache
memory’s limited storage). Reuse (also called intrinsic
reuse) is a measure inherent in a program, and it
depends on neither the instruction execution order nor
the cache configuration. We call the amount of reuse
actually exploited by a memory hierarchy level the local-
ity of the program with respect to that memory level.
Wolf and Lam define the types of reuse and locali-
ty we talk about in this article.1 Temporal reuse occurs
when one or more instructions access the same mem-
ory location several times. It is self-temporal or group-
temporal depending on whether the same static
instruction or different instructions access the mem-
ory location. On the other hand, spatial reuse occurs
when different nearby memory locations are accessed.
It is self-spatial if the same static instruction access-
es the locations and group-spatial if different instruc-
tions access the locations. A static instruction’s reuse
and locality with respect to a loop of the loop nest that
encloses it are the reuse and locality exhibited by the
instruction’s dynamic instances corresponding to the
loop’s various iterations. An instruction in a loop nest
can have a different type of reuse and locality for each
loop.
Cache misses
Cache misses traditionally fall into three categories:
compulsory, capacity, and conflict.2 Compulsory miss-
es (also called cold-start misses) occur the first time a
cache block is accessed. In contrast, both capacity and
conflict misses are replacement misses—in other
words, the data in the cache was replaced before the
current access. Capacity misses occur because the
cache cannot contain all the blocks needed during a
program’s execution. Conflict misses occur when the
mapping function maps too many blocks to the same
set.
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analysis registers a nonexploitable reuse. The
number of nonexploitable reuses due to
capacity constraints reflects the number of
capacity misses.
Finally, the analyzer identifies instructions
that cause self-interferences due to their
strides, and instructions that cause interfer-
ences with other instructions in the same loop.
The lost reuses resulting from these causes rep-
resent the number of conflict misses.
The algorithm for the qreuse function pro-
ceeds as follows: In each phase, this function
performs the locality analysis of each memo-
ry instruction (from 0 to NMINSTR) except
those with unknown reuse. (The latter corre-
spond to references outside loops, array refer-
ences inside loops with nonlinear expressions
in any of their dimensions, or references with
expressions that contain variables that are not
loop indices. References with unknown reuse
are assumed always to miss in cache. They rep-
resent 15% of the total memory references in
the analyzed programs.) The analysis starts
from the innermost loop (denoted N − 1) and
ends with the outermost loop that includes
each instruction i (denoted 0).
Using the reuse vectors, qreuse computes
the following values for each memory instruc-
tion i in loop j:
• GItj (group reuse iterations in loop j)—
the number of iterations with group reuse
in loop j.
• NGItj (no group reuse iterations in loop
j)—the number of iterations without
group reuse in loop j.
• TItj (total iterations in loop j)—the aver-
age number of iterations of loop j in
which instruction i is executed.
• ATItj (accumulated total iterations in
loop j)—the number of executions of the
memory instruction per each iteration of
loop j. It is computed as 
The quantification of each reuse type for
each loop enclosing the reference is stored in
vectors NN (no reuse), ST (self-temporal), SS
(self-spatial), GT (group-temporal), and GS
(group-spatial). For instance, STi[ j ] repre-
sents the number of executions of instruction
i that exhibit self-temporal reuse considering
all iterations of loop j. The qreuse function
quantifies each type of intrinsic reuse identi-
fied by the compiler as follows (see Figure 2):
• Section A. The instruction does not have
either kind of self-reuse in loop j. In this
case, for each iteration of j without group
reuse, the number of executions without
any reuse is the number of executions
without reuse in the loop j + 1 (that is,
NNi[ j ] = NGItj ∗ NNi[ j + 1]). For each
iteration of loop j, the number of execu-
tions with self-temporal or self-spatial
reuse is the number of executions with
such reuse in loop j + 1 (for example,
STi[ j ] = TItj ∗ STi[ j + 1]).
Tlti
i j
N
= +
−∏
1
1
61JULY–AUGUST 2000
function qreuse () {
  for i=0 to NMINSTR do {
    for j=N-1 to 0 do {
    STi[N] = SSi[N] = GTi[N] = GSi[N] = 0;
    NNi[N] = 1;
        case NONE:
          STi[j] = TItj * STi[j+1];
          SSi[j] = TItj * SSi[j+1];
        break;
        case TEMPORAL:
          NNi[j] = NNi[j+1];
          STi[j] = (TItj - 1)*ATItj + STi[j+1];
          SSi[j] = TItj * SSi[j+1];
        break;
        case SPATIAL:
          factor = stride / blocksize;
          STi[j] = TItj * STi[j+1];
          SSi[j] = (factor * TItj) * SSi[j+1] +
                   ((1-factor) * TItj) * ATItj;
        break;
      }  
      GSi[j] = NGItj * GSi[j+1];
      switch (GROUPReuse[j]) {
        case NONE:
        break;
        case TEMPORAL:
          GTi[j] += GItj * ATItj;
        break;  
        case SPATIAL:
          GSi[j] += GItj * ATItj;
        break;
      }
    }
  }
}
          NNi[j] = NGItj * NNi[j+1];
          NNi[j] = (factor *NGItj) * NNi[j+1];
      GTi[j] = NGItj * GTi[j+1];
A
B
C
D
      switch (SELFReuse[j]) {
Compute (GItj, NGItj, TItj, ATItj);
Figure 2. Algorithm for quantifying intrinsic reuse: qreuse.
• Section B. The instruction has self-tem-
poral reuse in loop j. In this case, the first
iteration of loop j has the same number
of no reuses as the whole execution of
loop j + 1. The executions corresponding
to the remaining iterations reuse the data
of the first iteration. Therefore, NNi[ j ] =
NNi[ j + 1]. All executions except the first
iteration exploit self-temporal reuse. For
this iteration, the number of self-tempo-
ral reuses corresponds to that exhibited
by the next inner loop. Self-spatial reuse
is computed as in section A.
• Section C. The instruction has self-spa-
tial reuse in loop j. In this case, qreuse
computes a value called a factor, which
represents the percentage of references
that access a new cache block. Then, for
each iteration of j without group reuse
that references a new cache block, the
number of executions without reuse is
the number of executions without reuse
in loop j + 1. Self-temporal reuse is com-
puted as in section A. Finally, the algo-
rithm computes self-spatial reuse as
follows: For iterations of j such that i ref-
erences a new block, the number of self-
spatial reuses is the same as the number
in the next inner loop. For the remain-
ing iterations, all the executions exhibit
self-spatial reuse.
• Section D. The algorithm computes
group reuse (spatial and temporal) as fol-
lows: First, for iterations of j such that i
does not exhibit group reuse, the num-
ber of executions with group reuse is the
same as that of the next inner loop. For
the remaining iterations, all executions
exhibit group reuse.
Reuse phase. The input to this phase is the
reuse file computed at compile time, and this
phase applies the qreuse function using this
reuse information. After computation of
qreuse, NNi[0] contains the number of com-
pulsory misses of instruction i.
Figure 3a shows an example of code com-
posed of two nested loops. The left-hand
parts of the tables show the type of reuse
exhibited by each memory instruction in
each loop. If the instruction exhibits self-spa-
tial reuse, the stride is also shown. If it
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Figure 3. Quantifying reuse: two nested loops with reuse types and parameter values (a); qreuse analysis of the two loops (b).
exhibits group reuse, the distance is also list-
ed. The right-hand part of each table shows
the values of the parameters defined earlier.
Figure 3b is an example of how the func-
tion qreuse works. The tables quantify the
types of reuse for each reference in each loop
in Figure 3a, as computed by qreuse. Looking
at the table corresponding to loop i, we can
see the reuse exhibited by each reference for
the whole loop nest, since loop i includes loop
j. For instance, among the NM executions of
reference B(j,i), we see that 3NM/4 exhibit
self-spatial reuse, (N − 2)M exhibit group-
temporal reuse, and M/2 exhibit no reuse.
Note that the number of reuses totals more
than NM because a particular dynamic
instruction can exhibit more than one type.
Volume phase. A factor that can inhibit the
exploitation of reuse is the cache memory’s
limited storage. That is, if the number of data
blocks referenced between two consecutive
reuses of the same block exceeds the cache
capacity in block units, an LRU (least recent-
ly used) fully associative cache cannot exploit
this reuse. The result is a capacity miss.
This phase computes the volume (in cache
blocks) that each memory instruction con-
tributes to the total volume of the loops that
enclose it. The analyzer obtains this value
directly from the data computed in the reuse
phase. For a given loop j, each execution of
instruction i that does not exhibit any type of
reuse will bring a new block into the cache.
On the other hand, if a particular execution of
an instruction has any type of reuse, it does
not bring any additional data into the cache.
Therefore, the value of NNi[ j ] is the volume
contributed by instruction i to loop j.
After computing the volume of every loop,
the analyzer marks some reuses nonex-
ploitable:
• If an instruction has self-reuse in loop j
(temporal or spatial), but the volume of
loop j is greater than the total number of
cache blocks, this reuse will likely not be
exploited by a conventional cache.
• If an instruction has group reuse (temporal
or spatial), and the volume corresponding
to the loop’s distance iterations is greater
than the total number of cache blocks, this
reuse will likely not be exploited.
Next, SPLAT computes the function qreuse
again, but without considering the nonex-
ploitable reuses. The newly computed
NNi[0], as in the previous phase, represents
the cache misses of instruction i, and the dif-
ference from its previous value is the number
of capacity misses of instruction i.
Interference phase. Conflict misses can have a
high impact on cache memories with a low
degree of associativity, especially direct-mapped
caches. These misses are hard to identify
because they depend on various dynamic fac-
tors such as each data structure’s initial memo-
ry address and the instruction order. The
interference phase identifies conflict misses by
finding interferences among data references.
Interferences are of two types: self-interfer-
ences and cross-interferences. Self-interferences
occur when different data blocks referenced by
the same static instruction are mapped onto
the same cache location. Cross-interferences
occur among different static instructions.
SPLAT detects a subset of these interferences
and focuses on direct-mapped caches. (Alter-
natively, we have also developed a more accu-
rate, but more complex, interference analysis
for set-associative caches.6 This approach uses
the cache miss equations2 and some efficient
techniques to reduce the complexity of the
analysis. Nevertheless, as we will show, the sim-
plified analysis presented in this article is quite
accurate for the evaluated programs.)
For every array reference and every loop for
which the reference does not exhibit temporal
locality, the analysis assumes that self-interfer-
ences occur if the following condition is met:
cache_size_in_blocks < N ∗ 2stride_family_in_blocks
N represents the number of iterations of the
loop. The stride_family_in_blocks is derived
from the stride of the reference in the analyzed
loop, measured in cache block units. If the
stride is not an integral number of blocks, the
stride is rounded up to the next integer. The
stride_family identified as x is the set of strides
s ∗ 2x such that s is any odd number. All strides
belonging to the same family (for example, 12
= 3 ∗ 22 and 20 = 5 ∗ 22 belong to family 2)
have the same self-interference behavior.
For each reference and each loop, SPLAT
computes a self-conflict ratio, which denotes
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the percentage of the N iterations of the loop
that produce self-interferences. The amount
of reuses in outer loops decreases by this fac-
tor due to self-interferences.
Regarding cross-interferences, we focus on
those usually called ping-pong interferences.
Two static instructions cause ping-pong inter-
ferences if they reference different data blocks
that map onto the same cache block for every
execution. These interferences will completely
inhibit the exploitation of any reuse exhibited
by the interfering instructions. This type of
conflict is analyzed for each pair of memory
instructions that meet the following conditions:
• Variables whose base address and size of
every dimension is statically known—that
is, variables allocated at compile time. 
• Both references follow the same pattern.
• The difference, or “hole,” between the
addresses of the first element referenced
by both instructions (addresses RA and RB)
modulo the cache size is less than the cache
block size. That is, there is no chance of
interference if the two references do not
map onto the same cache block:
holeAB = RA mod cache_size − RB mod cache_size
holeAB < block_size
For each instruction that meets these condi-
tions, a real value between 0 and 1 that repre-
sents the percentage of interference (PI) is
defined. If PI is 0, the instruction is free of inter-
ferences. If PI is 1, this instruction conflicts
with another instruction for every loop itera-
tion. Values between 0 and 1 represent differ-
ent percentages of interference—that is, the
percentage of total iterations in which an
instruction causes a cache miss due to interfer-
ences. For two instructions A and B that inter-
fere, SPLAT computes this factor as follows:
PIAB = (block_size − holeAB) / block_size
We derive this expression from the fact that
the probability of interference grows as the dif-
ference between the addresses (holeAB) decreas-
es. When the two instructions always reference
the same location (that is, holeAB = 0), they
interfere for every execution. If an instruction
conflicts with various other instructions, the
analysis considers the maximum PI.
The reuse of an instruction i in a loop that
is not marked nonexploitable in the volume
phase will be exploited only by the percent-
age of references that are free of interferences.
That is, the number of reuses computed in the
previous phase (STi[0], SSi[0], GTi[0], and
GSi[0]) are multiplied by (1 − PIi). The rest
of the references will produce a cache miss.
To summarize, the interference phase
applies the self-conflict ratio and the PI fac-
tor to the locality vectors (STi[0], SSi[0],
GTi[0], and GSi[0]). The accumulated dif-
ference between the previous values of the ele-
ments of these vectors and the current ones is
the number of conflict misses.
Performance
SPLAT would be useless if its results were
inaccurate or if obtaining them was too costly.
We validated SPLAT’s accuracy by comparing
its estimated miss ratios with those obtained
through a cache simulator. We also found that
the tool’s overhead is almost negligible.
Framework
We implemented SPLAT’s static analysis
using the Ictineo compiling platform with full
optimizations. We used the following pro-
grams from the SPECfp95 benchmark suite:
tomcatv, swim, su2cor, hydro2d, mgrid, applu,
and turb3d. Our study considered a direct-
mapped cache. The results represent the pro-
filing and execution of each program, using
the “train” input set for profiling and the “test”
input set for simulations. This method took
the effect of different input data sets into
account. See our technical report for more
details and additional performance results.4
Accuracy
We simulated a direct-mapped cache mem-
ory of different capacities (1, 8, and 64
Kbytes) and block sizes (16, 32, and 64 bytes).
Figure 4 shows the results for three benchmark
programs. Two of them (tomcatv and swim)
show high variability in the miss ratio; the
other (hydro2d) has a miss ratio much less
affected by the cache parameters. Also, tom-
catv and swim have a high conflict miss ratio,
whereas hydro2d has a low conflict miss ratio.
The graphs show the simulated and esti-
mated cache miss ratios for the various cache
configurations. SPLAT’s results are very close
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to the simulation results, showing that the tool
is accurate for a typical range of cache para-
meters. We obtained similar results for the
remaining benchmarks.
Another way to measure the estimate’s accu-
racy is to compute the average absolute error
per instruction. This error indicates how far
from reality the estimate is for each instruc-
tion. We compute the dynamic average error
per instruction as
where missratioest represents the estimated miss
ratio of a particular memory instruction, and
missratiosim represents the miss ratio obtained
by simulation. The dynamic average error per
instruction is around or less than 10% for all
programs and all cache configurations. The
impact of references with unknown reuse is
very low, since normally these instructions are
outside of loops and are rarely executed.
We also studied the estimated error for a par-
ticular configuration (in this case, an 8-Kbyte
cache with 32-byte blocks). The results show
that a large percentage of dynamic instructions
have a low error rate. The tool’s accuracy is
extremely high for the hydro2d program; about
90% of the instructions had no error at all.
Slowdown
SPLAT’s overhead consists of three parts (cor-
responding to the components in Figure 1):
• Compiling. The static reuse analysis is a
new pass of our compiler platform. The
time required for this phase is similar to
the time required by any other pass of our
compiler. The tool must perform this
step only once per program.
• Profiling. The slowdown of a simple
basic-block-count profiling ranges from
0.0 to 0.1 on a SuperSparc/60 worksta-
tion (a 0.1 slowdown means that the pro-
gram takes 10% more time due to the
profiling). This step must be performed
once per program and data input set.
• Locality analysis. The time needed to exe-
cute this phase (for a particular set of
cache parameters) is no more than a few
avg derror
missratio missratio nrefs
nrefs
est sim
i
NINSTR
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Figure 4. Comparison of SPLAT’s results with simulation
results for three SPECfp95 programs: tomcatv (a), swim (b),
and hydro2d (c).
seconds, and the tool spends most of that
time reading the data files.
Overall, SPLAT’s overhead is almost negli-
gible. In addition, the tool can analyze multi-
ple cache configurations with about the same
overhead as one, since only the locality analy-
sis must be repeated.
So far, fully automatic optimization toolshave proved insufficient to handle the vari-
ety of scenarios they must cope with. The best
approach to memory optimization appears to
be an iterative and interactive process, inter-
leaving repetitive analysis and optimization
steps until the final result is acceptable. The
type of analysis presented here can be very use-
ful in such an approach. The speed of the
analysis tool and the range of information it
provides are critical. Moreover, tools like
SPLAT can take advantage of the hints includ-
ed in instruction set architectures to make effi-
cient use of the memory hierarchy.
We have successfully used SPLAT and an
extended version with a more powerful inter-
ference analysis to solve problems such as
managing a multimodule cache7 and per-
forming variable padding.8 We are currently
using the extended tool to improve the
instruction scheduler for a distributed cache
memory architecture. MICRO
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